CMOS IC Stuck-Open Fault Electrical Effects and Design Considerations
نویسندگان
چکیده
The electrical effects of CMOS IC physical defects that caused stuck-open faults are evaluated, including their voltage levels, quiescent power supply current (IDDQ), transient response, and important testing considerations. The transient responses of the defective node voltage and power supply current to the high impedance state caused by a stuck-open defect were measured to determine if the IDDQ measurement technique could detect stuck-open faults. technique does detect stuck-open faults in some designs, but detection is not guaranteed for all circuits. reduce the probability of stuck-open fault occurrence are presented. The IDDQ Modifications to the circuit layout to
منابع مشابه
Testability enhancement using physical design rules in a CMOS cell library
The continuous evolution and improvement of CMOS technology provokes tha t certain physical failures are not accurately represented by the traditional stuck-at fault model [1]. During fabricating of an IC, disturbances in the process and contaminants (dust particles,...) may cause an incorrect behavior. The following types of defects have been reported as pr imary causes of CMOS IC failure: bri...
متن کاملLayout Level Design for Testability Strategy Applied to a CMOS Cell Library
The LLDFT rules used in this work allow to avoid some hard to detect faults or even undetectable faults on a cell library by modifying the cell layout whithout changing their behaviour and achieving a good level of reliability. These rules avoid some open faults or reduce their appearance probability. The main purpose has been to apply that set of LLBFT rules on the cells of the library designe...
متن کاملCMOS Open-Fault Detection in the Presence of Glitches and Timing Skews
Ahsfracf -Two-pattern or multipattern test sequences may fail to detect CMOS stuck-open faults in the presence of glitches. The available methods to augment CMOS gates for testing stuck-open faults are found to be inadequate in the presence of glitches. A new testable CMOS design technique is presented. Some extra transistors are used in such a way that the CMOS gate is converted to a pseudo nM...
متن کاملA Site Observation Directed Test Pattern Generation Method for Reducing Defective Part Level
Traditional testing methods attempt to maximize the number of single stuck-at faults detected by the test pattern set applied to minimize defective part level after IC manufacture and prior to shipment. However, stuck-at faults no longer map closely to actual defects in current CMOS technologies. This work optimizes the probability of defect detection -in contrast to the stuck-at fault detection.
متن کاملDesign of CMOS Circuits for Stuck-Open Fault Testability
CMOS circuits present severe problems in the detection of transistor stuck-open faults. In CMOS circuits, the transistor stuck-open (s-open) faults cause sequential behavior, and hence twoor multipattern sequences are used to detect s-open faults. Furthermore, twoor multipattern sequences may fail to detect a fault in several situations. The available methods for augmenting CMOS gates require a...
متن کامل